A. Wardzińska, W. Bandurski, “Step response sensitivity of VLSI Interconnects”, 17th Workshop on Signal and Power Integrity SPI 2013, Paris, France, 12-15 May 2013,